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ATLAS Pixel Detector
3 barrel layers / 3 end-caps
end-cap: z± 49.5 / 58 / 65 cm
barrel: r~ 5.0 / 8.8 / 12.2 cm
innermost layer= b-layer
FE-I4, ATLAS Pixel FE for Higher Luminosity
- Targets IBL & outer layers sLHC: Good fit for both projects (radiation environment, hit rate, schedule).
- Technology: 130nm. Integration of more digital functionalities, high radiation tolerance (no enclosed layout needed).
- Geometry: 336 by 80 pixel array, 50 by 250 μm2 pixels, overall ~20.2 by 18.8 mm2 FE  highest in HEP to date.
- Powering: Analog I~80 mA/cm², V=1.4 V; Digital I~80 mA/cm², V=1.2 V. Compatible w. Serial Powering & DC-DC.
- Data Output Block: On-chip PLL, 8b10b coder, pseudo-LVDS output  BW: 160Mb/s DC-balanced data streaming.
ATLAS Upgrades Timeline




- ATLAS phase-I upgrade: record 550 fb-1 & cope with ~75 
pile-up events each BC.
- ATLAS phase-II upgrade: 10 times peak luminosity (up to 
~400 pile-up events each BC).
M. Nessi, CARE-HHH LHC crab-cavity 
validation mini-workshop August 2008, R. 















































1st - IBL in ~2014
2nd - sLHC >2017
tentative ID layout for sLHC
2 layers long strips



















disc. top  left
disc. bot. left
disc. top right
5 ToT memory /pixel
5 latency counter / region




The Digital 4-Pixel Region
disc. bot. right
Pixel Layout (Analog + Digital)
Synthezised Digital Region (1/4th)Analog Pixel (Standalone)
Power : No Analog / Digital Crossing
~150 μm ~100 μm
Digital Double-Column
Digital Pixel Performances
The Periphery- 4-Pixels digitally tied together: Common Read / Memory / Trigger 
management units, Latency Counters  (5 per 4-pixel region)  Saves 
power & area, gains efficiency. New functionality available: time-walk-
less recording of small hits.
- Single-pixel functionalities: Hit processing (Time Stamping, digital 
discrimination, ToT),  5 ToT memories / pixel.
An 8 times 21-region structure with:
 Skew compensated clock routing.
 Buffering scheme for read signals.
Triple redundant read token 
+ Majority voting.
Hamming coded pixel data and address 
(thermal encoder for yield optimization).
 Redundant configuration register.
 An efficient power routing scheme.
data 







































Analog / Digital Isolation
Mean ToT = 4
total: 
0.6%
@ IBL rate, analog pixel pile-up inefficiency 




IBL 10xLHC IBL 10xLHC
5 0.047% 2.19% 0.029% 2.25%
6 0.011% 0.65% 0.003% 0.57%









Digital power at IBL occupancy  







Spatial association of small hits well 
tuned to clustered nature of real hits!
• Performances:
• Efficient (~0.6%).
• Low power (< 10 μW / pixel).
• Optimized for real physics hits.
EoC EoC
token token
EoC  3-redundant token.
Data formatting  8b format & data compression.
Readout FIFO  Storage.
Digital Control Block  Controls pixel hits readout.
Command Decoder  Configuration, resets & L1T.
Data Output Block: 8b10b encoder, PLL serializer & pseudo-
LVDS output  Use 40MHz bunch-crossing clock, compatible 
with current pixel detector, 160 Mb/s data output for IBL.
Powering DC-DC & Serial Powering supported.
• FE-I4 is the new ATLAS Pixel FE for IBL 
& outer layers of sLHC.
• Digital architecture in 130nm allows high 
level of integration; radiation-hard.
• Regional architecture, tuned to 
demanding environment: efficient, low 
power, with new functionalities.
• Periphery assures compatibility to 
current pixel detector and allows 
pursuing innovative concepts.
• Target: full size FE-I4 by end 2009.
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